

Amendments to the Claims:

The listing of claims will replace all prior versions and listings of claims in the application:

Listing of Claims:

- 5 1. (currently amended) A computer system comprising:
a host entity for issuing IO requests;
an external JBOD emulation controller coupled to the host entity for emulating IO
operations in response to the IO requests; and
a group of physical storage devices (PSDs) coupled to the JBOD emulation
10 controller each through a point-to-point serial-signal interconnect for providing
storage to the computer system through the JBOD emulation controller,
wherein
said JBOD emulation controller defines at least one logical media unit (LMU)
comprising sections of said group of PSDs, and is configured to provide a
15 mapping that maps combination of the sections of said group of PSDs to the at
least one LMU visible to the host entity, and the at least one LMU is
contiguously addressable by the host entity to which the at least one LMU is
made available, and said JBOD emulation controller performs the following
functions:
20 bringing the LMU on line while the JBOD emulation controller is on line, and
taking the LMU off line while the JBOD emulation controller is on line; and
wherein said external JBOD emulation controller comprises
a central processing circuitry for performing said IO operations in response to
said IO requests of said host entity;
25 at least one IO device interconnect controller coupled to said central processing
circuitry;
at least one host-side IO device interconnect port provided in one of said at least
one IO device interconnect controller for coupling to said host entity; and
at least one device-side IO device interconnect port provided in one of said at
30 least one IO device interconnect controller for coupling to one of said

PSDs.

2. (original) The computer system of claim 1 wherein the point-to-point serial-signal interconnect is a Serial ATA IO device interconnect.
3. (original) The computer system of claim 1 wherein the point-to-point serial-signal interconnect is a Serial-Attached SCSI (SAS) IO device interconnect.
4. (cancelled)
5. (previously presented) The computer system of one of claims 1 through 3, wherein said LMU are presented redundantly to the host entity on more than one host-side IO device interconnect port.
6. (original) The computer system of one of claims 1 through 3, further comprises a second external JBOD emulation controller coupled to the host entity for emulating IO operations in response to the IO requests, wherein said external JBOD emulation controller and said second external JBOD emulation controller are configured into a redundant pair, and said LMU is allowed to be brought on line or taken off line while the JBOD emulation controller is on line.
7. (original) The computer system of claim 6, wherein said LMU can be redundantly presented to the host by both of said external JBOD emulation controllers.
8. (currently amended) A JBOD subsystem for providing storage to a host entity, comprising:
 - at least one external JBOD emulation controller for coupling to the host entity for emulating IO operations in response to IO requests issued from the host entity;
 - and
 - a group of PSDs each coupled to the JBOD emulation controller through a

- point-to-point serial-signal interconnect for providing storage to the host entity through the JBOD emulation controller, wherein
said JBOD emulation controller defines at least one logical media unit (LMU) comprising sections of said group of PSDs, and is configured to provide a mapping that maps combination of the sections of said group of PSDs to the at least one LMU visible to the host entity, and the at least one LMU is contiguously addressable by the host entity to which the at least one LMU is made available, and said JBOD emulation controller performs the following functions:
- 10 bringing one of said LMU on line while the JBOD emulation controller is on line, and
taking one of said LMU off line while the JBOD emulation controller is on line; and
wherein said external JBOD emulation controller comprises
- 15 a central processing circuitry for performing said IO operations in response to said IO requests of said host entity;
at least one IO device interconnect controller coupled to said central processing circuitry;
at least one host-side IO device interconnect port provided in one of said at least
20 one IO device interconnect controller for coupling to said host entity; and
at least one device-side IO device interconnect port provided in one of said at least one IO device interconnect controller for coupling to one of said PSDs.
9. (original) The JBOD subsystem of claim 8 wherein the point-to-point serial-signal
25 interconnect is a Serial ATA IO device interconnect.
10. (original) The JBOD subsystem of claim 8 wherein the point-to-point serial-signal interconnect is a Serial-Attached SCSI (SAS) IO device interconnect.
- 30 11. (previously presented) The JBOD subsystem of one of claims 8 through 10

wherein one of said at least one LMU comprises sections of said PSDs.

12. (cancelled)

5 13. (previously presented) The JBOD subsystem of one of claims 8 through 10,
further comprising auto-on-lining mechanism to automatically bring on line one of
said LMU which was previously off-line once a requisite quorum of said PSDs
comes on-line.

10 14. (previously presented) The JBOD subsystem of one of claims 8 through 10,
further comprising auto-off-lining mechanism to automatically take off line one of
said LMU which was previously on-line once a requisite quorum of said PSDs
becomes off-line.

15 15. (previously presented) The JBOD subsystem of one of claims 8 through 10,
further comprising determining mechanism for automatically determining when
one of said PSDs has been removed or when one has been inserted.

20 16. (previously presented) The JBOD subsystem of one of claims 8 through 10,
further comprising scanning-in mechanism to automatically scan in PSDs on
detection of insertion of the PSDs.

25 17. (original) The JBOD subsystem of one of claims 8 through 10, further comprising
informing mechanism for informing the host entity when the mapping of said
LMUs to host-side interconnect LUNs has changed.

18. (original) The JBOD subsystem of one of claims 8 through 10, further comprising
unique ID determination mechanism to uniquely identify said PSDs independent
of their location in which they are installed in the JBOD subsystem.

30

19. (previously presented) The JBOD subsystem of claim 18, wherein information used to uniquely identify each of said PSDs is stored on said PSDs.
20. (original) The JBOD subsystem of one of claims 8 through 10, wherein LMU identification and configuration information is stored on the member PSDs that compose the LMU.
21. (original) The JBOD subsystem of claim 20, wherein LMU identification information presented to the host entity is generated from said LMU identification information stored on the member PSDs that compose the LMU.
22. (original) The JBOD subsystem of one of claims 8 through 10, wherein LMU identification information presented to the host entity is generated from information stored in a non-volatile memory in the JBOD emulation controller.
23. (original) The JBOD subsystem of one of claims 8 through 10, wherein LMU identification information presented to the host entity is generated as follows: from information stored in a non-volatile memory in the JBOD subsystem prior to being able to obtain LMU identification information off of the member PSDs and from LMU identification information stored on the member PSDs that compose the LMU after the member PSDs become accessible.
24. (original) The JBOD subsystem of one of claims 8 through 10, wherein a first and a second of said at least one JBOD emulation controller are configured into a redundant pair, whereby when the first JBOD emulation controller goes off line or is taken off line, the second JBOD emulation controller will take over the functionality of the first JBOD emulation controller.
25. (original) The JBOD subsystem of claim 24, wherein a host-side port of said first JBOD emulation controller and a host-side port of said second JBOD emulation

controller are configured into a complementary port pair.

26. (original) The JBOD subsystem of claim 25, wherein said complementary port pair are interconnected onto a same host-side IO device interconnect.

5

27. (original) The JBOD subsystem of claim 26, wherein said complementary port pair are interconnected together with switch circuitry.

28. (original) The JBOD subsystem of claim 25, wherein each port of said
10 complementary port pair is interconnected onto a different host-side IO device interconnect.

29. (previously presented) The JBOD subsystem of claim 24, wherein one of said
15 LMU is presented to the host entity through both said first and said second JBOD emulation controllers.

30. (original) The JBOD subsystem of one of claims 8 through 10, further comprising
20 ID generation mechanism to automatically generate the LMU identification information presented to the host entity when a need arises.

20

31. (original) The JBOD subsystem of one of claims 8 through 10 wherein said LMU are presented redundantly to the host entity on more than one host-side IO device interconnect port.

25 32. (original) The JBOD subsystem of one of claims 8 through 10, further comprising an enclosure management services (EMS) mechanism.

33. (original) The JBOD subsystem of claim 32, wherein said EMS mechanism is of a direct-connect EMS configuration.

30

34. (original) The JBOD subsystem of claim 32, wherein said EMS mechanism is of a device-forward EMS configuration.
35. (original) The JBOD subsystem of claim 32, wherein said EMS mechanism
5 implements both direct-connect and device-forward EMS configurations.
36. (original) The JBOD subsystem of claim 32, wherein said JBOD emulation controller is configured to support SES enclosure management services protocol.
- 10 37. (original) The JBOD subsystem of claim 32, wherein said JBOD emulation controller is configured to support SAF-TE enclosure management services protocol.
38. (original) The JBOD subsystem of one of claims 8 through 10, wherein at least
15 one said host-side IO device interconnect port is Fibre Channel supporting point-to-point connectivity in target mode.
39. (original) The JBOD subsystem of one of claims 8 through 10, wherein at least
20 one said host-side IO device interconnect port is Fibre Channel supporting public loop connectivity in target mode.
40. (original) The JBOD subsystem of one of claims 8 through 10, wherein at least
25 one said host-side IO device interconnect port is Fibre Channel supporting private loop connectivity in target mode.
41. (original) The JBOD subsystem of one of claims 8 through 10, wherein at least
one said host-side IO device interconnect port is parallel SCSI operating in target mode.
- 30 42. (original) The JBOD subsystem of one of claims 8 through 10, wherein at least

one said host-side IO device interconnect port is ethernet supporting the iSCSI protocol operating in target mode.

43. (original) The JBOD subsystem of one of claims 8 through 10, wherein at least
5 one said host-side IO device interconnect port is Serial-Attached SCSI (SAS) operating in target mode.
44. (original) The JBOD subsystem of one of claims 8 through 10, wherein at least
10 one said host-side IO device interconnect port is Serial ATA operating in target mode.
45. (withdrawn) An external JBOD emulation controller for emulating IO operations in response to IO requests from a host entity, comprising:
a central processing circuitry for performing IO operations in response to said IO
15 requests of said host entity;
at least one IO device interconnect controller coupled to said central processing circuitry;
at least one host-side IO device interconnect port provided in a said at least one IO device interconnect controller for coupling to said host entity; and
20 at least one device-side IO device interconnect port provided in a said at least one IO device interconnect controller for coupling to a set of at least one physical storage device for performing point-to-point serial signal transmission therebetween, wherein
said JBOD emulation controller is capable of being configured to define at least
25 one logical media unit (LMU) comprising sections of at least one of said PSDs and being brought on line or taken off line while said JBOD emulation controller is on line.
46. (withdrawn) The external JBOD emulation controller of claim 45 wherein a said
30 device-side IO device interconnect port is a Serial ATA IO device interconnect

port, each for connecting to a said physical storage devices through a Serial ATA IO device interconnect.

- 5 47. (withdrawn) The external JBOD emulation controller of claim 45 wherein a said device-side IO device interconnect port is a Serial-Attached SCSI (SAS) IO device interconnect port, each for connecting to a said physical storage devices through an SAS IO device interconnect.
- 10 48. (withdrawn) The external JBOD emulation controller of one of claims 45 through 47 wherein further comprises:
a PCI/PCI-X/PCI Express interface for connecting to the central processing circuit;
and
a Dec/Mux arbiter coupled to the PCI/PCI-X/PCI Express interface and a plurality of said device-side IO device interconnect ports for selectively communicating
15 the PCI/PCI-X/PCI Express interface with one of said device-side IO device interconnect ports.
- 20 49. (withdrawn) The external JBOD emulation controller of one of claims 45 through 47 wherein a said LMU is capable of being brought on line while said JBOD emulation controller is on line.
- 25 50. (withdrawn) The external JBOD emulation controller of one of claims 45 through 47 wherein a said LMU is capable of being taken off line while said JBOD emulation controller is on line.
- 30 51. (withdrawn) The external JBOD emulation controller of one of claims 45 through 47 wherein a said at least one LMU comprises sections of a plurality of the physical storage devices.
52. (withdrawn) The external JBOD emulation controller of one of claims 45 through

47, further comprising determining mechanism for automatically determining when a PSD has been removed or when one has been inserted.

53. (withdrawn) The external JBOD emulation controller of one of claims 45 through
5 47, further comprising scanning-in mechanism to automatically scan in PSDs on detection of insertion of the PSD.
54. (withdrawn) The external JBOD emulation controller of claim 51, further
comprising auto-on-lining mechanism for automatically bringing on line a said
10 LMU which was previously off-line on detection of insertion of a said PSD associated with said LMU.
55. (withdrawn) The external JBOD emulation controller of claim 51, further
comprising auto-off-lining mechanism for automatically taking off line a said
15 LMU which was previously on-line on detection of off-lining of all PSDs associated with said LMU.
56. (withdrawn) The external JBOD emulation controller of one of claims 45 through
47, further comprising informing mechanism for informing the host entity when
20 the mapping of said LMUs to host-side interconnect LUNs has changed.
57. (withdrawn) The external JBOD emulation controller of claim 56, wherein said at
least one host-side IO device interconnect is a Fibre operating in Arbitrated Loop
mode and said external JBOD emulation controller issues a LIP when a new target
25 ID is introduced onto the Fibre loop so as to inform other devices on the loop that the loop device map has changed.
58. (withdrawn) The external JBOD emulation controller of claim 56, wherein said at
least one host-side IO device interconnect is a Fibre operating in Arbitrated Loop
30 mode and said external JBOD emulation controller issues a LIP when a target ID

is removed from the Fibre loop so as to inform other devices on the loop that the loop device map has changed.

59. (withdrawn) The external JBOD emulation controller of one of claims 45 through
5 47, wherein standard SCSI command set is used as a primary command interface with the host entity over the host-side IO device interconnects.
60. (withdrawn) The external JBOD emulation controller of one of claims 45 through
10 47, wherein said external JBOD emulation controller is capable of posting a CHECK CONDITION status to the host with sense data to inform the host when the mapping of LMUs to host-side interconnect LUNs has changed.
61. (withdrawn) The external JBOD emulation controller of one of claims 45 through
15 47, further comprising unique ID determination mechanism to uniquely identify said PSDs.
62. (withdrawn) The external JBOD emulation controller of claim 61, wherein information used to uniquely identify each of said PSDs is stored on the PSD.
- 20 63. (withdrawn) The external JBOD emulation controller of one of claims 45 through 47, wherein LMU identification and configuration information is stored on the member PSDs that compose the LMU.
- 25 64. (withdrawn) The external JBOD emulation controller of claim 63, wherein LMU identification information presented to the host entity is generated from said LMU identification information stored on the member PSDs that compose the LMU.
- 30 65. (withdrawn) The external JBOD emulation controller of one of claims 45 through 47, wherein LMU identification information presented to the host entity is generated from information stored in a non-volatile memory in the JBOD

emulation controller.

- 5 66. (withdrawn) The external JBOD emulation controller of one of claims 45 through 47, wherein LMU identification information presented to the host entity is generated as follows: from information stored in a non-volatile memory in the JBOD subsystem prior to being able to obtain LMU identification information off of the member PSDs and from LMU identification information stored on the member PSDs that compose the LMU after the member PSDs become accessible.
- 10 67. (withdrawn) The external JBOD emulation controller of one of claims 45 through 47, wherein at least one said host-side IO device interconnect port is Fibre Channel supporting point-to-point connectivity in target mode.
- 15 68. (withdrawn) The external JBOD emulation controller of one of claims 45 through 47, wherein at least one said host-side IO device interconnect port is Fibre Channel supporting public loop connectivity in target mode.
- 20 69. (withdrawn) The external JBOD emulation controller of one of claims 45 through 47, wherein at least one said host-side IO device interconnect port is Fibre Channel supporting private loop connectivity in target mode.
- 25 70. (withdrawn) The external JBOD emulation controller of one of claims 45 through 47, wherein at least one said host-side IO device interconnect port is parallel SCSI operating in target mode.
- 30 71. (withdrawn) The external JBOD emulation controller of one of claims 45 through 47, wherein at least one said host-side IO device interconnect port is ethernet supporting the iSCSI protocol operating in target mode.
72. (withdrawn) The external JBOD emulation controller of one of claims 45 through

47, wherein at least one said host-side IO device interconnect port is Serial-Attached SCSI (SAS) operating in target mode.

73. (withdrawn) The external JBOD emulation controller of one of claims 45 through
5 47, wherein at least one said host-side IO device interconnect port is Serial ATA operating in target mode.

74. (withdrawn) The external JBOD emulation controller of one of claims 45 through
10 47, further comprising ID generation mechanism to automatically generate the LMU identification information presented to the host entity when a need arises.

75. (withdrawn) The external JBOD emulation controller of one of claims 45 through
47, further comprising an enclosure management services (EMS) mechanism.

15 76. (withdrawn) The external JBOD emulation controller of claim 75, wherein said EMS mechanism is of a direct-connect EMS configuration.

77. (withdrawn) The external JBOD emulation controller of claim 75, wherein said
20 EMS mechanism is of a device-forward EMS configuration.

78. (withdrawn) The external JBOD emulation controller of claim 75, wherein said
EMS mechanism implements both direct-connect and device-forward EMS configurations.

25 79. (withdrawn) The external JBOD emulation controller of claim 75, wherein said JBOD emulation controller is configured to support SES enclosure management services protocol.

80. (withdrawn) The external JBOD emulation controller of claim 75, wherein said JBOD emulation controller is configured to support SAF-TE enclosure management services protocol.

5 81. (withdrawn) The external JBOD emulation controller of one of claims 45 through 47, further comprising notifying mechanism for having the host entity duly informed of a change in LMU mapping when LMU identification information presented to the host entity changes due to a discrepancy between information stored on the JBOD emulation controller and the actual identification information
10 read off of the PSDs.

82. (withdrawn) The external JBOD emulation controller of one of claims 45 through 47 wherein said LMU are presented redundantly to the host entity on more than one host-side IO device interconnect port.

15

83. (currently amended) A method for performing JBOD emulation in a computer system having at least one external JBOD emulation controller and a group of physical storage devices (PSDs) connected to the JBOD emulation controller, the method comprising:
20 defining at least one logical media unit (LMU) comprising sections of said group of PSDs by the JBOD emulation controller;
receiving and parsing IO requests from a host entity by the JBOD emulation controller to perform an IO operation to access the LMU by accessing said group of PSDs through at least one device-side IO device interconnect port in
25 point-to-point serial signal transmission; and performing the following functions:

while the JBOD emulation controller is on line, bringing on line one of said at least one ~~logical media unit~~ LMU which is not on line, and while the JBOD emulation controller is on line, taking off line one of said at least one ~~logical media unit~~ LMU which is on line[;], and the JBOD emulation controller is
30

configured to provide a mapping that maps combination of the sections of said group of PSDs to the at least one LMU visible to the host entity, and the at least one LMU is contiguously addressable by the host entity to which the at least one LMU is made available; and

5 wherein said external JBOD emulation controller comprises

a central processing circuitry for performing said IO operation in response to said IO requests of said host entity;

at least one IO device interconnect controller coupled to said central processing circuitry;

10 at least one host-side IO device interconnect port provided in one of said at least one IO device interconnect controller for coupling to said host entity; and
at least one device-side IO device interconnect port provided in one of said at least one IO device interconnect controller for coupling to one of said PSDs.

15

84. (original) The method of claim 83 wherein the device-side IO device interconnect port is a Serial ATA IO device interconnect port.

20 85. (original) The method of claim 83 wherein the device-side IO device interconnect port is a Serial-Attached SCSI (SAS) IO device interconnect port.

25

86. (previously presented) The method of one of claims 83 through 85 further comprising: while the JBOD emulation controller is on line, bringing on line one of said at least one LMU which is not on line.

87. (previously presented) The method of one of claims 83 through 85 further comprising: while the JBOD emulation controller is on line, taking off line one of said at least one LMU which is on line.

30 88. (previously presented) The method of one of claims 83 through 85 wherein said at

least one LMU comprises sections of a plurality of said PSDs.

- 5 89. (previously presented) The method of claim 88, further comprising automatically bringing on line one of said LMU which was previously off-line on detection of insertion of one of said PSDs associated with said LMU.
- 10 90. (previously presented) The method of claim 88, further comprising automatically taking off line one of said LMU which was previously on-line on detection of off-lining of all PSDs associated with said LMU.
- 15 91. (original) The method of claim 87, wherein said at least one host-side IO device interconnect port supports one of the following: Fibre Channel supporting point-to-point connectivity in target mode, Fibre Channel supporting public loop connectivity in target mode, Fibre Channel supporting private loop connectivity in target mode, parallel SCSI operating in target mode, ethernet supporting the iSCSI protocol operating in target mode, Serial-Attached SCSI (SAS) operating in target mode, and Serial ATA operating in target mode.
- 20 92. (currently amended) A computer-readable storage medium having a computer program code stored therein that causes a computer system having an external JBOD emulation controller and a group of physical storage devices (PSDs) connected to the JBOD emulation controller to perform the steps of:
defining at least one logical medium unit comprising sections of said PSDs by the JBOD emulation controller; and
25 receiving and parsing IO requests from a host entity by the JBOD emulation controller to perform an IO operation to access the logical media unit (LMU) by accessing said group of PSDs through at least one device-side IO device interconnect in point-to-point serial signal transmission, wherein said JBOD emulation controller performs the following functions:
30 while said JBOD emulation controller is on line, bringing on line one of said at

least one LMU which is not on line, and
while said JBOD emulation controller is on line, taking off line one of said at least
one LMU which is on line[[]], and the JBOD emulation controller is
configured to provide a mapping that maps combination of the sections of said
5 group of PSDs to the at least one LMU visible to the host entity, and the at
least one LMU is contiguously addressable by the host entity to which the at
least one LMU is made available; and
wherein said external JBOD emulation controller includes:
a central processing circuitry for performing said IO operations in response to
10 said IO requests of said host entity;
at least one IO device interconnect controller coupled to said central processing
circuitry;
at least one host-side IO device interconnect port provided in one of said at least
one IO device interconnect controller for coupling to said host entity; and
15 at least one device-side IO device interconnect port provided in one of said at
least one IO device interconnect controller for coupling to one of said
PSDs.

93. (original) The computer-readable storage medium of claim 92 wherein the
20 device-side IO device interconnect is a Serial ATA IO device interconnect.

94. (original) The computer-readable storage medium of claim 92 wherein the
device-side IO device interconnect is a Serial-Attached SCSI (SAS) IO device
interconnect.
25

95. (previously presented) The computer system of claim 1 wherein said external
JBOD emulation controller is adapted for accommodating said group of PSDs of
different serial protocols.

30 96. (previously presented) The computer system of claim 95 wherein said group of

PSDs are received in a plurality of enclosures.

- 5 97. (previously presented) The computer system of claim 1 wherein said external JBOD emulation controller issues a device-side IO request to said IO device interconnect controller, and said IO device interconnect controller re-formats said device-side IO request and accompanying IO data into at least one data packet for transmission to said group of PSDs through said device-side IO device interconnect port, wherein said data packet comprises a start segment at the beginning indicating the start of said data packet, an end segment at the end
10 indicating the end of the data packet, a payload data segment containing actual IO information to transmit through the SAS device-side IO device interconnect port, and a check data segment containing check codes derived from said payload for checking the correctness of said payload data after transmission.
- 15 98. (previously presented) The computer system of claim 1, further comprising an enclosure management services mechanism.
- 20 99. (previously presented) The JBOD subsystem of claim 8 wherein said JBOD emulation controller is adapted for accommodating said group of PSDs of different serial protocols.
100. (previously presented) The JBOD subsystem of claim 99 wherein said group of PSDs are received in a plurality of enclosures.
- 25 101. (previously presented) The JBOD subsystem of claim 8 wherein said external JBOD emulation controller issues a device-side IO request to said IO device interconnect controller, and said IO device interconnect controller re-formats said device-side IO request and accompanying IO data into at least one data packet for transmission to said group of PSDs through said device-side IO device interconnect port, wherein said data packet comprises a start segment at the
30

beginning indicating the start of said data packet, an end segment at the end
indicating the end of the data packet, a payload data segment containing actual IO
information to transmit through the SAS device-side IO device interconnect port,
and a check data segment containing check codes derived from said payload for
5 checking the correctness of said payload data after transmission.

102. (previously presented) The method of claim 83 wherein said JBOD emulation
controller is adapted for accommodating said group of PSDs of different serial
protocols.

10

103. (previously presented) The method of claim 102 wherein said group of PSDs are
received in a plurality of enclosures.

104. (previously presented) The method of claim 83 wherein said external JBOD
15 emulation controller issues a device-side IO request to said IO device interconnect
controller, and said IO device interconnect controller re-formats said device-side
IO request and accompanying IO data into at least one data packet for
transmission to said group of PSDs through said device-side IO device
interconnect port, wherein said data packet comprises a start segment at the
20 beginning indicating the start of said data packet, an end segment at the end
indicating the end of the data packet, a payload data segment containing actual IO
information to transmit through the SAS device-side IO device interconnect port,
and a check data segment containing check codes derived from said payload for
checking the correctness of said payload data after transmission.

25

105. (previously presented) The method of claim 83, further comprising an enclosure
management services mechanism.

106. (previously presented) The computer-readable storage medium of claim 92
30 wherein said at least one external JBOD emulation controller is adapted for

accommodating said group of PSDs of different serial protocols.

107. (previously presented) The computer-readable storage medium of claim 106
wherein said group of PSDs are received in a plurality of enclosures.

5

108. (previously presented) The computer-readable storage medium of claim 92
wherein said external JBOD emulation controller issues a device-side IO request
to said IO device interconnect controller, and said IO device interconnect
controller re-formats said device-side IO request and accompanying IO data into at
10 least one data packet for transmission to said group of PSDs through said
device-side IO device interconnect port, wherein said data packet comprises a start
segment at the beginning indicating the start of said data packet, an end segment at
the end indicating the end of the data packet, a payload data segment containing
actual IO information to transmit through the SAS device-side IO device
15 interconnect port, and a check data segment containing check codes derived from
said payload for checking the correctness of said payload data after transmission.

109. (previously presented) The computer-readable storage medium of claim 92,
further comprising an enclosure management services mechanism.

20